Quote:
Originally Posted by
uOpt
➡️
SP* is the EPYC socket. So maybe they move to a common socket for TR and EPYC.
Or somebody mixed them up.
Who knows.
As for me, the reason isn't so much the cores. I don't to movie scores with a gazillion tracks. It's more about the pci-e lanes and the possible expansions you can add later.